TMS320C6747BZKB3

595-TMS320C6747BZKB3
TMS320C6747BZKB3

Mfr.:

Description:
Digital Signal Processors & Controllers - DSP, DSC Fixed/Floating-Point Digital Signal Proc

Lifecycle:
Obsolete
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
Mouser does not presently sell this product in your region.

Availability

Stock:

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Digital Signal Processors & Controllers - DSP, DSC
Delivery Restrictions:
 Mouser does not presently sell this product in your region.
RoHS:  
DSPs
C67x
300 MHz
BGA-256
1.2 V
TMS320C6747
C6000
SMD/SMT
- 40 C
+ 105 C
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: PH
Data Bus Width: 16 bit
Development Kit: TMDXOSKL138BET
I/O Voltage: 1.8 V, 3.3 V
Instruction Type: Fixed/Floating Point
Interface Type: HPI, SD/MMC, SPI, UART
Moisture Sensitive: Yes
Product Type: Digital Signal Processors & Controllers - DSP, DSC
Factory Pack Quantity: 90
Subcategory: Embedded Processors & Controllers
Unit Weight: 2.784 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

CNHTS:
8542319000
USHTS:
8542310035
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
3A991.a.2

Texas Instruments TMS320C6747 C6000™ High Performance DSP

The Texas Instruments TMS320C6747 C6000™ high performance DSP is a low power applications processor based on the C674xDSP core. The TI TMS320C6747 digital signal processor (DSP) consumes significantly lower power than other members of the TMS320C6000™ platform of DSPs. The TI C6747 enables OEMs and ODMs to quickly bring to market devices featuring high processing performance. The TI C6747 DSP core uses a two-level cache-based architecture. The Level 1 program cache (L1P) is a 32KB direct mapped cache and the Level 1 data cache (L1D) is a 32KB 2-way set-associative cache. The Level 2 program cache (L2P) consists of a 256KB memory space that is shared between program and data space. L2 also has a 1024KB ROM. L2 memory can be configured as mapped memory, cache, or combinations of the two. The TMS320C6747 DSP is designed for use with industrial control, USB / networking, high-speed encoding, professional audio, and more.
Learn More