25CS320T-E/MS

Microchip Technology
579-25CS320T-E/MS
25CS320T-E/MS

Mfr.:

Description:
EEPROM 32 Kbit SPI SERIAL EEPROM w/ECC, 8-MSOP T&R, 125C Ext Temp

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2,500

Stock:
2,500 Can Dispatch Immediately
Factory Lead Time:
18 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
£-.--
Ext. Price:
£-.--
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 2500)

Pricing (GBP)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
£0.45 £0.45
£0.448 £4.48
£0.432 £10.80
£0.416 £41.60
Full Reel (Order in multiples of 2500)
£0.416 £1,040.00
† A MouseReel™ fee of £3.50 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Microchip
Product Category: EEPROM
RoHS:  
32 kbit
SPI
20 MHz
4 k x 8
MSOP-8
20 ns
1.7 V
5.5 V
SMD/SMT
200 Year
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Active Read Current - Max: 5 mA
Brand: Microchip Technology
Operating Supply Current: 10 uA
Product Type: EEPROM
Factory Pack Quantity: 2500
Subcategory: Memory & Data Storage
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

USHTS:
8542320051
TARIC:
8542327500
ECCN:
EAR99

25CS320 32-Kbit SPI Serial EEPROM

Microchip Technology 25CS320 32-Kbit SPI Serial EEPROM uses an SPI-compatible bus organized into 4096 bytes of 8-bits each (4KB). Microchip Technology 25CS320 is designed for consumer, industrial, and automotive applications and offers reliable, nonvolatile memory storage with a wide operating voltage range of 1.7V to 5.5V. The device requires a clock input (SCK), data input (SI), and data output (SO) lines, with access controlled via a Chip Select (CS) input. It also features a pause function, allowing the host to handle higher-priority tasks while ignoring input transitions, except for Chip Select.